

# Compal Confidential

## G470/G570 DIS+UMA+Muxless M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH  
ATI Robson/PX3.0,PX4.0


2010-10-22

LA-6751P / LA-6753P

REV:0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND TRADING DEPT. AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IT MAY BE ASSIGNED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-6751P	0.2
				Date:	Friday, November 26, 2010	Sheet 1 of 59

<http://laptop-motherboard-schematic.blogspot.com/>



## Voltage Rails

power plane	State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +0.75VS +1.05VS
S0		○	○	○	○
S3		○	○	○	✗
S5 S4/AC		○	○	✗	✗
S5 S4/ Battery only		○	✗	✗	✗
S5 S4/AC & Battery don't exist		✗	✗	✗	✗

## EC SM Bus1 address

## EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011Xb	Thermal Sensor EMC1403-2	1001_101xb
		Thermal Sensor EMC1402-1	100_1100 b

## PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

## SMBUS Control Table

	SOURCE	VGA	BATT	KE930	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB930	✗	✓	✗	✗	✗	✗	✗
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB930	✗	✗	✗	✗	✗	✗	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	✗	✗	✗	✓	✓	✗	✗
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	✗	✗	✗	✗	✗	✗	✗
SML0DATA	+3VALW							
SML1CLK	PCH	✓	✗	✓	✗	✗	✓	✗
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra/Rc/Re	100K +/- 5%				
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	
0	0	0 V	0 V	0 V	EVT
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	DVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	PVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	MP
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

## USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB Port (Left Side)
	UHCI1	2	USB Port (Left Side)
		3	USB Port (Left Side)
	UHCI2	4	
		5	Camera
	UHCI3	6	
		7	
EHCI2	UHCI4	8	Mini Card(WLAN)
		9	
	UHCI5	10	
		11	Card Reader
	UHCI6	12	
		13	Blue Tooth

## BOM Structure Table

BTO Item	BOM Structure
UMA and PX bus	PX@
Discrete Only	DIS@
PX3.0 only, not for BACO	PX3@
BACO	BACO@
COMMON HDMI	HDMI@
UMA HDMI	UMA_HDMI@
Discrete HDMI	VGA_HDMI@
eSATA	ESATA@
Blue Tooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8152@
GIGA LAN	GIGA@
Camera	CMOS@
Unpop	@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR ENGINEERING DEPARTMENT WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR ENGINEERING DEPARTMENT. ANY USE OF THIS SHEET BY ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. WILL BE CONSIDERED A VIOLATION OF THE PROPRIETARY RIGHTS OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-6751P	Rev 0.2
				Date:	Friday, November 26, 2010	Sheet 3 of 59

<http://laptop-motherboard-schematic.blogspot.com/>

## Power-Up/Down Sequence

1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
2. VDDR3 should ramp-up before or simultaneously with VDDC.
3. For LVDS, DPx\_VDD10 should ramp-up before DPx\_VDD18 and the PCIe Reference clock should begin before DPx\_VDD18. For power-down, DPx\_VDD18 should ramp-down before DPx\_VDD10.
4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD\_CT have ramped up.
5. VDDC and VDD\_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD\_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE\_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD\_CT(1.8V)

PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset

Note: Do not drive any IOs before VDDR3 is ramped up.

T4+16clock


## Without BACO option :

PE\_GPIO0 : Low -> Reset dGPU ; High -> Normal operation  
PE\_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON


## BACO option :

PE\_GPIO0 : High -> Normal operation (dGPU is not reset on BACO mode)  
PE\_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				dGPU Block Diagram	
				Size B	Rev 0.2
				Date: Friday, November 26, 2010	Sheet 4 of 59









## CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification				Compal Secret Data				Compal Electronics, Inc.	
Issued Date				2010/07/12				Title	
Deciphered Date				2012/07/11				PROCESSOR(4/7) RSVD,CFG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR USED AS AUTHORITY FOR ANY OTHER PURPOSES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IT MAY BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number	Rev
				Date				LA-6751P	0.2
				Friday, November 26, 2010				Sheet	8 of 59

<http://laptop-motherboard-schematic.blogspot.com/>





QC=94A  
DC=53A

JCPU1F	Pin	Signal
AG35	VCC1	VCC1
AG34	VCC2	VCC2
AG33	VCC3	VCC3
AG32	VCC4	VCC4
AG31	VCC5	VCC5
AG30	VCC6	VCC6
AG29	VCC7	VCC7
AG28	VCC8	VCC8
AG27	VCC9	VCC9
AG26	VCC10	VCC10
AF35	VCC11	VCC11
AF34	VCC12	VCC12
AF33	VCC13	VCC13
AF32	VCC14	VCC14
AF31	VCC15	VCC15
AF30	VCC16	VCC16
AF29	VCC17	VCC17
AF28	VCC18	VCC18
AF27	VCC19	VCC19
AD35	VCC20	VCC20
AD34	VCC21	VCC21
AD33	VCC22	VCC22
AD32	VCC23	VCC23
AD31	VCC24	VCC24
AD30	VCC25	VCC25
AD29	VCC26	VCC26
AD28	VCC27	VCC27
AD27	VCC28	VCC28
AD26	VCC29	VCC29
AC35	VCC30	VCC30
AC34	VCC31	VCC31
AC33	VCC32	VCC32
AC32	VCC33	VCC33
AC31	VCC34	VCC34
AC30	VCC35	VCC35
AC29	VCC36	VCC36
AC28	VCC37	VCC37
AC27	VCC38	VCC38
AC26	VCC39	VCC39
AA35	VCC40	VCC40
AA34	VCC41	VCC41
AA33	VCC42	VCC42
AA32	VCC43	VCC43
AA31	VCC44	VCC44
AA30	VCC45	VCC45
AA29	VCC46	VCC46
AA28	VCC47	VCC47
AA27	VCC48	VCC48
Y35	VCC49	VCC49
Y34	VCC50	VCC50
Y33	VCC51	VCC51
Y32	VCC52	VCC52
Y31	VCC53	VCC53
Y30	VCC54	VCC54
Y29	VCC55	VCC55
Y28	VCC56	VCC56
Y27	VCC57	VCC57
Y26	VCC58	VCC58
Y25	VCC59	VCC59
Y24	VCC60	VCC60
Y23	VCC61	VCC61
Y22	VCC62	VCC62
Y21	VCC63	VCC63
Y20	VCC64	VCC64
Y19	VCC65	VCC65
Y18	VCC66	VCC66
Y17	VCC67	VCC67
Y16	VCC68	VCC68
Y15	VCC69	VCC69
Y14	VCC70	VCC70
Y13	VCC71	VCC71
Y12	VCC72	VCC72
Y11	VCC73	VCC73
Y10	VCC74	VCC74
Y09	VCC75	VCC75
Y08	VCC76	VCC76
Y07	VCC77	VCC77
Y06	VCC78	VCC78
Y05	VCC79	VCC79
Y04	VCC80	VCC80
Y03	VCC81	VCC81
Y02	VCC82	VCC82
Y01	VCC83	VCC83
Y00	VCC84	VCC84
Y00	VCC85	VCC85
Y00	VCC86	VCC86
Y00	VCC87	VCC87
Y00	VCC88	VCC88
Y00	VCC89	VCC89
Y00	VCC90	VCC90
Y00	VCC91	VCC91
Y00	VCC92	VCC92
Y00	VCC93	VCC93
Y00	VCC94	VCC94
Y00	VCC95	VCC95
Y00	VCC96	VCC96
Y00	VCC97	VCC97
Y00	VCC98	VCC98
Y00	VCC99	VCC99
Y00	VCC100	VCC100


## POWER

### PEG AND DDR

### CORE SUPPLY

### SVID

### SENSE LINES



Sandy Bridge\_rPGA Rev1.0  
ME@

Security Classification

Compal Secret Data

Issued Date

2010/07/12


Deciphered Date


2012/07/11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR USED FOR ANY OTHER PURPOSES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title		Compal Electronics, Inc.	
Size		PROCESSOR(5/7) PWR,BYPASS	
Custom		LA-6751P	
Date:		Friday, November 26, 2010	
Sheet		9 of 59	





























<http://laptop-motherboard-schematic.blogspot.com/>

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	PCH (4/9) LVDS,CRT,DP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR THE PRODUCT GROUP AS AUTHORIZED BY COMPANY POLICY. ANY REPRODUCTION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. MAY BE PENALIZED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-6751P	0.2
				Date:	Friday, November 26, 2010	Sheet 17 of 59





PCH_GPIO69	PCH_GPIO70	PCH_GPIO71	Function
0	0	0	UMA
1	0	0	DIS
0	1	0	PX3.0
1	1	0	PX4.0 *



ICC\_EN#  
Integrated Clock Chip Enable

H ; Disable  
L ; Enable

7/22 update to reserve only

Weak internal pull-high

GPIO28  
On-Die PLL Voltage Regulator

This signal has a weak internal pull up

H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable

7/22 update to used intel function

PCH\_GPIO27 (Have internal Pull-High)

High: VCCVRM VR Enable  
Low: VCCVRM VR Disable

8/5 update to pull down

10/8 update to pull down for checklist Rev1.2

U4F

BMBUS# / GPIO0

TACH1 / GPIO1

TACH2 / GPIO6

TACH3 / GPIO7

GPIO8

LAN\_PHY\_PWR\_CTRL / GPIO12

GPIO15

SATA4GP / GPIO16

TACH0 / GPIO17

SCLK0 / GPIO22

GPIO24 / MEM\_LED

GPIO27

GPIO28

STP\_PCIF / GPIO34

GPIO35

SATA2GP / GPIO36

SATA3GP / GPIO37

SLOAD / GPIO38

SDATAOUT0 / GPIO39

SDATAOUT1 / GPIO48

SATA5GP / GPIO49

GPIO57

PAD T19 @ A4

PAD T21 @ A44

PAD T23 @ A45

PAD T25 @ A46

PAD T27 @ A5

PAD T29 @ A6

PAD T31 @ B3

PAD T33 @ B47

PAD T35 @ BD1

PAD T37 @ BD49

PAD T39 @ BE1

PAD T41 @ BE49

PAD T43 @ BF1

PAD T45 @ BF49

VSS\_NCTF\_1

VSS\_NCTF\_2

VSS\_NCTF\_3

VSS\_NCTF\_4

VSS\_NCTF\_5

VSS\_NCTF\_6

VSS\_NCTF\_7

VSS\_NCTF\_8

VSS\_NCTF\_9

VSS\_NCTF\_10

VSS\_NCTF\_11

VSS\_NCTF\_12

VSS\_NCTF\_13

VSS\_NCTF\_14

VSS\_NCTF\_15

VSS\_NCTF\_16

VSS\_NCTF\_17

VSS\_NCTF\_18

VSS\_NCTF\_19

VSS\_NCTF\_20

VSS\_NCTF\_21

VSS\_NCTF\_22

VSS\_NCTF\_23

VSS\_NCTF\_24

VSS\_NCTF\_25

VSS\_NCTF\_26

VSS\_NCTF\_27

VSS\_NCTF\_28

VSS\_NCTF\_29

VSS\_NCTF\_30

VSS\_NCTF\_31

VSS\_NCTF\_32

VSS\_NCTF\_33

VSS\_NCTF\_34

VSS\_NCTF\_35

VSS\_NCTF\_36

VSS\_NCTF\_37

VSS\_NCTF\_38

VSS\_NCTF\_39

VSS\_NCTF\_40

VSS\_NCTF\_41

VSS\_NCTF\_42

VSS\_NCTF\_43

VSS\_NCTF\_44

VSS\_NCTF\_45

VSS\_NCTF\_46

VSS\_NCTF\_47

VSS\_NCTF\_48

VSS\_NCTF\_49

VSS\_NCTF\_50

VSS\_NCTF\_51

VSS\_NCTF\_52

VSS\_NCTF\_53

VSS\_NCTF\_54

VSS\_NCTF\_55

VSS\_NCTF\_56

VSS\_NCTF\_57

VSS\_NCTF\_58

VSS\_NCTF\_59

VSS\_NCTF\_60

VSS\_NCTF\_61

VSS\_NCTF\_62

VSS\_NCTF\_63

VSS\_NCTF\_64

VSS\_NCTF\_65

VSS\_NCTF\_66

VSS\_NCTF\_67

VSS\_NCTF\_68

VSS\_NCTF\_69

VSS\_NCTF\_70

VSS\_NCTF\_71

VSS\_NCTF\_72

VSS\_NCTF\_73

VSS\_NCTF\_74

VSS\_NCTF\_75

VSS\_NCTF\_76

VSS\_NCTF\_77

VSS\_NCTF\_78

VSS\_NCTF\_79

VSS\_NCTF\_80

VSS\_NCTF\_81

VSS\_NCTF\_82

VSS\_NCTF\_83

VSS\_NCTF\_84

VSS\_NCTF\_85

VSS\_NCTF\_86

VSS\_NCTF\_87

VSS\_NCTF\_88

VSS\_NCTF\_89

VSS\_NCTF\_90

VSS\_NCTF\_91

VSS\_NCTF\_92

VSS\_NCTF\_93

VSS\_NCTF\_94

VSS\_NCTF\_95

VSS\_NCTF\_96

VSS\_NCTF\_97

VSS\_NCTF\_98

VSS\_NCTF\_99

VSS\_NCTF\_100

VSS\_NCTF\_101

VSS\_NCTF\_102

VSS\_NCTF\_103

VSS\_NCTF\_104

VSS\_NCTF\_105

VSS\_NCTF\_106

VSS\_NCTF\_107

VSS\_NCTF\_108

VSS\_NCTF\_109

VSS\_NCTF\_110

VSS\_NCTF\_111

VSS\_NCTF\_112

VSS\_NCTF\_113

VSS\_NCTF\_114

VSS\_NCTF\_115

VSS\_NCTF\_116

VSS\_NCTF\_117

VSS\_NCTF\_118

VSS\_NCTF\_119

VSS\_NCTF\_120

VSS\_NCTF\_121

VSS\_NCTF\_122

VSS\_NCTF\_123

VSS\_NCTF\_124

VSS\_NCTF\_125

VSS\_NCTF\_126

VSS\_NCTF\_127

VSS\_NCTF\_128

VSS\_NCTF\_129

VSS\_NCTF\_130

VSS\_NCTF\_131

VSS\_NCTF\_132

VSS\_NCTF\_133

VSS\_NCTF\_134

VSS\_NCTF\_135

VSS\_NCTF\_136

VSS\_NCTF\_137

VSS\_NCTF\_138

VSS\_NCTF\_139

VSS\_NCTF\_140

VSS\_NCTF\_141

VSS\_NCTF\_142

VSS\_NCTF\_143

VSS\_NCTF\_144

VSS\_NCTF\_145

VSS\_NCTF\_146

VSS\_NCTF\_147

VSS\_NCTF\_148

VSS\_NCTF\_149

VSS\_NCTF\_150

VSS\_NCTF\_151

VSS\_NCTF\_152

VSS\_NCTF\_153

VSS\_NCTF\_154

VSS\_NCTF\_155

VSS\_NCTF\_156

VSS\_NCTF\_157

VSS\_NCTF\_158

VSS\_NCTF\_159

VSS\_NCTF\_160


VSS\_NCTF\_161

VSS\_NCTF\_162


VSS\_NCTF\_163



VSS\_NCTF\_164

VSS\_N



PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06











































































Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR IT MAY BE USED OR DISCLOSED TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6751P
				Date:	Friday, November 26, 2010
				Sheet	22 of 59
				Rev	0.2

<http://laptop-motherboard-schematic.blogspot.com/>





TX_PWRS_ENB	GPI00	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)









# +VGA\_PCIE TO +1.0VGS


Short J2 for control sequence at PWM




# +1.8VS TO +1.8VGS



# +1.5VS TO +1.5VGS



# +3.3VS TO +3.3VGS




Security Classification		Compal Secret Data		Park Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT THE AUTHORITY OF COMPAL ELECTRONICS, INC. AND THE SIGNATURE OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ANY DISCLOSURE TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6751P
				Date	Friday, November 26, 2010
				Sheet	26 of 59
				Rev	0.1






<30> M\_DA[63..0] M\_DA[63..0]  
<30> M\_MA[13..0] M\_MA[13..0]  
<30> M\_DQM[7..0] M\_DQM[7..0]  
<30> M\_DQS[7..0] M\_DQS[7..0]  
<30> M\_DQS#[7..0] M\_DQS#[7..0]




PARK SCL has different  
recommand

9/28 change P/N to SD034100A80




Route 50ohms single-ended/100ohm diff and keep short  
debug only, for clock observation,if not need,  
DNI.

M\_DA0 K27  
M\_DA1 J29  
M\_DA2 H30  
M\_DA3 H32  
M\_DA4 G29  
M\_DA5 F28  
M\_DA6 F32  
M\_DA7 F30  
M\_DA8 C30  
M\_DA9 F27  
M\_DA10 A28  
M\_DA11 C28  
M\_DA12 E27  
M\_DA13 G26  
M\_DA14 D26  
M\_DA15 F25  
M\_DA16 A25  
M\_DA17 C25  
M\_DA18 E25  
M\_DA19 D24  
M\_DA20 F23  
M\_DA21 F23  
M\_DA22 D22  
M\_DA23 F21  
M\_DA24 E21  
M\_DA25 D20  
M\_DA26 A19  
M\_DA27 D18  
M\_DA28 F17  
M\_DA29 E17  
M\_DA30 A17  
M\_DA31 C17  
M\_DA32 E17  
M\_DA33 D16  
M\_DA34 F15  
M\_DA35 A15  
M\_DA36 D14  
M\_DA37 F13  
M\_DA38 A13  
M\_DA39 C13  
M\_DA40 E11  
M\_DA41 A11  
M\_DA42 C11  
M\_DA43 F11  
M\_DA44 A9  
M\_DA45 C9  
M\_DA46 F9  
M\_DA47 D8  
M\_DA48 E7  
M\_DA49 A7  
M\_DA50 C7  
M\_DA51 F7  
M\_DA52 A5  
M\_DA53 E5  
M\_DA54 C3  
M\_DA55 E1  
M\_DA56 G7  
M\_DA57 G6  
M\_DA58 G1  
M\_DA59 G3  
M\_DA60 J6  
M\_DA61 J1  
M\_DA62 J3  
M\_DA63 J5



MAA0\_0/MAA\_0  
MAA0\_1/MAA\_1  
MAA0\_2/MAA\_2  
MAA0\_3/MAA\_3  
MAA0\_4/MAA\_4  
MAA0\_5/MAA\_5  
MAA0\_6/MAA\_6  
MAA0\_7/MAA\_7  
MAA1\_0/MAA\_8  
MAA1\_1/MAA\_9  
MAA1\_2/MAA\_10  
MAA1\_3/MAA\_11  
MAA1\_4/MAA\_12  
MAA1\_5/MAA\_13/BA2  
MAA1\_6/MAA\_14/BA0  
MAA1\_7/MAA\_15/BA1  
WCKA0\_0/DQMA\_0  
WCKA0\_1/DQMA\_1  
WCKA0\_1/DQMA\_2  
WCKA0B\_1/DQMA\_3  
WCKA1\_0/DQMA\_4  
WCKA1B\_0/DQMA\_5  
WCKA1\_1/DQMA\_6  
WCKA1B\_1/DQMA\_7  
EDCA0\_0/RDQSA\_0  
EDCA0\_1/RDQSA\_1  
EDCA0\_2/RDQSA\_2  
EDCA0\_3/RDQSA\_3  
EDCA1\_0/RDQSA\_4  
EDCA1\_1/RDQSA\_5  
EDCA1\_2/RDQSA\_6  
EDCA1\_3/RDQSA\_7  
DDBIA0\_0/WDQSA\_0  
DDBIA0\_1/WDQSA\_1  
DDBIA0\_2/WDQSA\_2  
DDBIA0\_3/WDQSA\_3  
DDBIA1\_0/WDQSA\_4  
DDBIA1\_1/WDQSA\_5  
DDBIA1\_2/WDQSA\_6  
DDBIA1\_3/WDQSA\_7  
ADBBIA0/ODTA0  
ADBBIA1/ODTA1  
CLKA0  
CLKA0B  
CLKA1  
CLKA1B  
RASA0B  
RASA1B  
CASA0B  
CASA1B  
CSA0B\_0  
CSA0B\_1  
CSA1B\_0  
CSA1B\_1  
CKEA0  
CKEA1  
WEA0B  
WEA1B  
MAA1\_8  
MAA0\_8  
M\_MA13

M\_MA0  
M\_MA1  
M\_MA2  
M\_MA3  
M\_MA4  
M\_MA5  
M\_MA6  
M\_MA7  
M\_MA8  
M\_MA9  
M\_MA10  
M\_MA11  
M\_MA12  
M\_BA2  
M\_BA0  
M\_BA1  
M\_DQM0  
M\_DQM1  
M\_DQM2  
M\_DQM3  
M\_DQM4  
M\_DQM5  
M\_DQM6  
M\_DQM7  
M\_DQS0  
M\_DQS1  
M\_DQS2  
M\_DQS3  
M\_DQS4  
M\_DQS5  
M\_DQS6  
M\_DQS7  
M\_DQS#0  
M\_DQS#1  
M\_DQS#2  
M\_DQS#3  
M\_DQS#4  
M\_DQS#5  
M\_DQS#6  
M\_DQS#7  
VRAM\_ODT0  
VRAM\_ODT1  
M\_CLK0  
M\_CLK#0  
M\_CLK1  
M\_CLK#1  
M\_RAS#0  
M\_RAS#1  
M\_CAS#0  
M\_CAS#1  
M\_CS#0  
M\_CS#1  
M\_CKE0  
M\_CKE1  
M\_WE#0  
M\_WE#1



















Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 512MB PN:SA000032460	R357	R360	R362
Samsung 512MB PN:SA000035700	R358	R359	R362
Hynix 1GB PN:SA00003VS20	R357	R360	R361
Samsung 1GB PN:SA00003MQ20	R358	R359	R361

Security Classification		Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
RobsonXT-S3 MEM Interface			
Size B	Document Number	Rev 0.2	
Date:	Friday, November 26, 2010	Sheet	29 of 59

<29> M\_DA[63..0] M\_DA[63..0]  
 <29> M\_MA[13..0] M\_MA[13..0]  
 <29> M\_DQM[7..0] M\_DQM[7..0]  
 <29> M\_DQS[7..0] M\_DQS[7..0]  
 <29> M\_DQS[7..0] M\_DQS[7..0]









ref 139-02 recommend  
add off page  
Park SCL recommend pu 60.4 ohm to  
0.01u\_0402\_16V7K

VRAM P/N :  
Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38! )  
Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38! )  
update VRAM PN 0619 update

<http://laptop-motherboard.com/>

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2010/07/12	Deciphered Date
2012/07/11		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.		Title
RobsonXT-S3 VRAM		Size
Document Number		Rev
Date: Friday, November 26, 2010		30 of 59

## LCD POWER CIRCUIT



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA	
Size	Document Number	LA-6751P		Rev 0.2	
Date	Friday, November 26, 2010	Sheet	31	of 59	

<http://laptop-motherboard-schematic.blog.pcj.com/>






UMA only


<17> DAC\_RED DAC\_RED 1 2 CRT\_R  
 <17> DAC\_GRN DAC\_GRN 1 2 CRT\_G  
 <17> DAC\_BLU DAC\_BLU 1 2 CRT\_B

DIS only

<24> VGA\_CRT\_R VGA\_CRT\_R 1 2 CRT\_R  
 <24> VGA\_CRT\_G VGA\_CRT\_G 1 2 CRT\_G  
 <24> VGA\_CRT\_B VGA\_CRT\_B 1 2 CRT\_B



8/14 change P/N to  
 DMN6D0LDW-7\_SOT363-6  
 (SB00000DH00)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Circuit Connector	
Size	Custom	Document Number	LA-6751P	Rev	
Date	Friday, November 26, 2010	Sheet	32	of	
				59	

<http://laptop-motherboard-schematic.blogspot.com/>







# Mini-Express Card for WLAN/WiMAX(Half)





Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.

LPC_FRAME# R	R508	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME# <14,40>
LPC_AD3 R	R509	1	2	0.0402 5%	LPC_AD3	LPC_AD3 <14,40>
LPC_AD2 R	R510	1	2	0.0402 5%	LPC_AD2	LPC_AD2 <14,40>
LPC_AD1 R	R511	1	2	0.0402 5%	LPC_AD1	LPC_AD1 <14,40>
LPC_AD0 R	R512	1	2	0.0402 5%	LPC_AD0	LPC_AD0 <14,40>
PCI_RST# R	R513	1	2	0.0402 5%	PCI_RST#	PCI_RST# <14,40>
CLK_PCI_DB					CLK_PCI_DB	CLK_PCI_DB <15>

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/NEW Card/SIM	
				Size	Document Number
				LA-6751P	
				Date:	Friday, November 26, 2010
				Sheet	34 of 59
				Rev	0.2




Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED2	H:SWR Switch mode regulator Select * AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	--







	Pin4	Configure		Pin23	Configure
AR8152	VDDCT_REG	R525	C559 *	CLKREQn	R516 *
AR8151	CLKREQn	*		LED[2]	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	LAN-AR8151/8152
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	LA-6751P
				Date: Friday, November 26, 2010	Rev 0.1
				Sheet 35 of 59	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_Transformer	
				Size	Rev
				Document Number	0.2
				LA-6751P	
				Date:	Friday, November 26, 2010
				Sheet	36 of 59



REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"

Address 1001\_101xb  
10/5 change P/N to SA000046C00



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	EMC1403 Thermal sensor/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6751P
				Date: Friday, November 26, 2010	Rev 0.2
				Sheet 37 of 59	

<http://laptop-motherboard-schematic.blogspot.com>


[illegible]

The schematic diagram illustrates the SATA interface circuit for the JHD01 module. The circuit includes the following components and connections:


- Capacitors:** C598 (1000P\_0402\_50V7K), C599 (0.1U\_0402\_16V4Z), C600 (1U\_0603\_10V4Z), C601 (10U\_0805\_10V4Z), C602 (10U\_0805\_10V4Z), and C603 (0.1U\_0402\_16V4Z).
- Power Supply:** +5VS and +3VS connections are shown, with ground symbols indicating the reference point.
- Signal Connections:**
  - SATA\_DTX\_C\_IRX\_N0 and SATA\_DTX\_C\_IRX\_P0 are connected to the JHD01 module pins 1 and 2, respectively.
  - SATA\_ITX\_DRX\_P0 and SATA\_ITX\_DRX\_N0 are connected to the JHD01 module pins 3 and 4, respectively.
  - SATA\_DTX\_IRX\_N0 and SATA\_DTX\_IRX\_P0 are connected to the JHD01 module pins 5 and 6, respectively.
- Ground Connections:** Multiple ground symbols are shown, indicating the reference point for the circuit.
- Module Identification:** The JHD01 module is identified by the part number SUYN127043FB022G2782R.

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>HDD/ODD Connector</b>	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. ENGINEERING DATA MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Document Number	
				LA-6751P	
				Date: Friday, November 26, 2010	Sheet 38 of 59




9/27 Update U30 P/N to SA00003K410








FOR EC 128KB SPI ROM  
(150mil PACKAGE)  
SA00003FL10  
SA00003JD00



H\_3P8



H\_3P3



H\_3P0x4P5N




H\_3P0N



H\_6P0



H\_2P8




H\_5P5N





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	LED/EC SPI ROM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Rev	0.2
				Date	Friday, November 26, 2010
				Sheet	41 of 59



## ON/OFF switch




## Power Bottom Board Conn. 8pin



EMI REQUEST 1ST = SCA00000E00  
2ST = SCA00000R00


## Card Reader/Audio Jack SB CONN

8/5 modify




Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				other IO connector
Size Custom	Document Number	LA-6751P		Rev 0.2
Date: Friday, November 26, 2010	Sheet	43	of	59




# +5VALW TO +5VS






# +3VALW TO +3VS




# +1.5V to +1.5VS



For Intel S3 Power Reduction.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface		
Size	Customer	Document Number	LA-6751P	Rev	0.2	
Date:	Friday, November 26, 2010	Sheet	44	of	59	







	Precharge detector		
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V

	Precharge detector		
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR DCIN / Vin Detector /Pre-charge</b>	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR FROM AN EMPLOYEE OR CONTRACTOR OF THE COMPANY WITHOUT THE WRITTEN PERMISSION OF THE INFORMATION TECHNOLOGY DEPARTMENT. ANY INFORMATION DISCLOSED TO A THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF THE COMPANY IS STRICTLY PROHIBITED.				Size	Document Number
				Customer	PIWGI/G2(LA-6751P/LA-6753P)
				Date:	Friday, November 26, 2010
				Sheet	45 of 54

PH201 under CPU botten side :  
CPU thermal protection at 92 degree C  
Recovery at 56 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR USED AS AUTHORITY FOR REPRODUCTION OR DISSEMINATION WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	PIWG1/G2(LA-6751P/LA-6753P)
				Date	Friday, November 26, 2010
				Sheet	46 of 54
				Rev	0.1








Note:  
Use TPS51125 IC can remove RTC refernece LDO  
Use TPS51427 IC must keep RTC refernece LDO



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALWP/5VALWP	
Size	Custom	Document Number	PIWG1/G2(LA-6751P/LA-6753P)	Rev	
Date	Friday, November 26, 2010	Sheet	48	of 54	




<10,26,40,44,51,52> SUSP#



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-+1.5VP/+1.8VSP	
Customer	Document Number	PIWG1/G2(LA-6751P/LA-6753P)		Rev	0.1
Date:	Friday, November 26, 2010	Sheet	49	of 54	

<http://laptop-motherboard.com/>



VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	
0	1	0.8 V	Yes/Yes	
1	1	0.725V	No/Yes	
1	1	0.675V	No/Yes	

Note: Use VCCSA\_SEL to switch High & Low Level for VID[1]  
(ie. VCCSA\_SEL) due to the VID[0] is don't care for this setting.

+VCCSAP OCP (min)=6.28A

+VCCSAP  
PJ602  
@ JUMP\_43X118  
+VCCSA


Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2010/01/25	Deciphered Date
Deciphered Date	2010/12/31	Document Number
Document Number	PIWG1/G2(LA-6751P/LA-6753P)	Rev
Rev	0.1	Date
Date	Friday, November 26, 2010	Sheet
Sheet	50	of
of	54	

<http://laptop-motherboard.com/>





parallel and tune length For shortage changed



<b>Compal Electronics, Inc.</b>			
Title	<b>PWR +CPU_CORE/+VGFX_CORE</b>		
Sheet/Document Number	<b>PIWG1/G2(LA-6751P/LA-6753P)</b>		Flow 0.1
Date:	Friday, November 26, 2010	Sheet	53 of 54




## Version change list (P.I.R. List)

Page 1 of 1  
for PWR







Item	Reason for change	PG#	Modify List	Date	Phase
1	To reduce charger ripple	47	Add PC323	2010.08.15	DVT
2	HW request for power sequence	51	Change +VGA_PCIE enable signal from PX_MODE to PE_GPI01 PR804:120K PR831,PR801,PR825 UN-POP PR824:47K PC819:0.2uF	2010.08.15	DVT
3	Change Vboot setting	52	Change PR942 as 4.32K	2010.08.15	DVT
4	Change OCP setting	52	Change PR958 as 1.47K	2010.08.15	DVT
5	Add PC955 for loadline adjust	52	Add PC955	2010.08.15	DVT
6	Reserve pull low resistor	51	Add PR718,PR832	2010.09.29	PVT
7	Remove jump	51	Remove PJ802,PJ803	2010.09.29	PVT
8	Adapter protect circuit	46	Pop PR222,PR208,PH202,PR221,PQ204 Un-Pop PR223,PR203	2010.09.29	PVT
9	EMI Request	47	Remove PJ301 Add PL302 and reserve PC324	2010.09.29	PVT
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT THE AUTHORITY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Custom	Document Number	PIWG1/G2		Rev
Date: Friday, November 26, 2010				Sheet	54 of 54
				0.1	



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/07/12		Deciphered Date		2012/07/11		Title	
										Power sequence	
										LA-6751P	
										Rev 0.2	
										Date: Friday, November 26, 2010	
										Sheet 55 of 59	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	KB /SW /LPC Debug Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				3	LA-6751P
				Date	Friday, November 26, 2010
				Sheet	57 of 59
				Rev	0.2

<http://laptop-motherboard-schematic.blogspot.com/>



PHASE	PAGE	Modification list	PURPOSE
0.2	P33	Del R051 ~ Q54 Add Q95	For DIS HDMI
0.2	P39	Del J10, C637,C640,R576,R577,R579 change to @ , L40~L43 change to R720~R723	For Vendor suggestion and EMI
		Del C643, R578 , MIC_INR connect MIC_INL , Add R578	Del C653, R578 connect MIC_INR/L for vendor suggestion , Add R578 for EMI
0.2	P20	Add L75 , R264 , C917, R259 C226 change to @	For intel PDDG update
0.2	P20	Change JCR1 pin define , MIC change with HP	For correct ID
0.2	P9	Add C394, C397 ,C400 ,Add R75	For CPU_CORE power reserved at Bottom side, Add R75 for reserved at cpu side and pwr side
0.2	P26	Add R688 change to 20k, R345 change to 200k , R350 change to 330k , Q65 stuff	For VGA power sequence
0.2	P42	Change C706 P/N to SF000001500	Change to H=6 OSCAN
0.2	P10	Change CI28 to @	For Reserved
0.2	P26	Change D3 change to @	For VGA leakage
0.2	P25	Change BiF_VDDC control pin net name	For correct behavior
0.2	P56	Update JODDI symbol	For ME update drawing
0.2	P16	D29 change to @	For AC detect issue
0.2	P24	R548,R549 change to DIS@	For AC detect issue
0.2	P10	CI28 change to stuff	For test on DVT
0.2	P44	Del Q118, R657	For not need
0.2	P57	Change I5" C714 to OSCAN	For ME Space ok
0.2		Change R513, R516 ,R667 P/N and from 0805 to 0603	For common part
0.2		Change C633, C634 , C642	For common part
0.2		Change D3, D29 P/N and symbol	For common part
0.2		Change U3,U11,U13,U14,U38,U39 P/N and symbol	For common part
0.2		Change U3,U11,U13,U14,U38,U39 P/N and symbol	For common part
0.2		Change Q8,Q65,Q80,Q83,Q99,Q104 P/N and symbol	For common part
0.2		Change Q1,Q37,Q93 P/N and symbol	For common part
0.2		Change Q94, Q95 P/N and symbol	For common part
0.2		Change Q3,Q4,Q7,Q9,Q66,Q67,Q68,Q73,Q74,Q75,Q76,Q77,Q78, Q79,Q82,Q85,Q86,Q87,Q102,Q106,Q107,Q108,Q109,Q110,Q111,Q112,Q113,Q114,Q115,Q116 P/N and symbol	For common part
0.2	P43	Change C635 part and change to @	For EMI
0.2	P18	Reserved R551	Reserved
0.2	P9	Change C53,C85,C86,C87 ,C394,C397,C400 to stuff and change C48,C80,C81,C82,C89,C90,C91 to @	For CPU_CORE
0.2	P10	Change C110,C111,C112,C113 to stuff	For VGFX_CORE
0.2	P56	Change LED1/LED3/LED4 P/N to SC50000A300	Change P/N
0.2	P36	Change T1,T2 P/N to SP050003N00	For test pass part
0.2	P40	Change R611,R740,C93 to stuff and change Y5,C347,C367 to @	For SUS_CLK
		Change R695 to 18K, Q37 change to @, R747 change to stuff,	R695 for Board ID, Q37, R747 for VR_HOT
0.2	P41	Change U33 P/N to SA00003FL10	For BIOS ROM
0.2		Change C509,C511,C635 to stuff	For EMI request
0.2	P56	Change I4" C714 P/N to SGA00002N80	For Sourcer request
0.2	P39	Change R720,R721,R722,R723 P/N to SM01000BZ00 (Bead), and Change C647,C649,C650,C651 to Stuff	For EMI request
0.2	P19	Change R303 to Stuff, and change R542 to @	For BIOS ESATA detect function
0.2	P56	Change U32 P/N to SA00003IC00	For common part
0.2	P36	Change T1,T2 P/N to SP050006E00	For correct part
0.2	P10	R688 change to stuff , R687 ,Q7 change to @	For S3 power reduction
0.2		Change R660,R661,R862,R863,R864,R865,R868,R869 to @ , change L63,L64,L65,L66 to stuff , change R619 to Bead (SM01000DI00)	For EMI
0.2	P20	Change L75 symbol	For common part

Security Classification

Compal Secret Data

Issued Date2010/07/12Deciphered Date2012/07/11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SizeB

Document Number

Rev0.2

LA-6751P

Date:Friday, November 26, 2010Sheet59 of 59

PHASE	PAGE	Modification list	PURPOSE
0.3	P10	Update Q5 symbol	For update symbol
0.3	P33	Add F2	For safty request
0.3	P39	Update U30 P/N to SA00003K410 and Add R879	For Audio update to 2IZ
0.3	P10	Change C128 to D2 size and e	Change size for M/E issue
0.3	P14	Add reserve R878	For Intel DG 1.5
0.3	P37	C592 change P/N to SF000001500 (H=6)	For ME Z high ok
0.3	P25	Update Q69-Q72 to A03414 ,D28 R873 change to BAC0e , U40 change to e	For PX4.0
0.3	P28	Add reserve C94	For reserve VGA_CORE
0.3	P29	R369 P/N change to SD034100A80	For GP part
0.3	P18	R553,R691,R684,R682,U12 change to PXe	For PX 4.0
0.3	P6	Reserved R880 to SYS_PWR0K	Follow ORB
0.3	P10	R62,R63 change to 1K	Follow CRB
0.3	P19	R303 change to e, Change M/B ID to PX4.0	For ESATA and PX4.0
0.3	P25	Q69-Q72 change to BAC0 e	For PX4.0
0.3	P26	R719 change to stuff, R744 change to e , R677 change to BAC0e	For PX4.0
0.3	P33	R483,R484 change connect to +5V_HDMI_F	For Add F2
0.3	P37	Change U27 P/N to SA000046C00	For Fintek
0.3	P40	Change R594 pull high to +5VALW	For leakage issue
0.3	P19	R881 change to Dtuff, R244 change to e	For intel MRC Rev0.9
0.3	P14	R878 change to stuff	For intel DG 1.5
0.3	P31	Del R432	For non-used part
0.3	P36	Reserved D31 , C643 , C644	For reserved EMI parts
0.3	P37	Del R581	For non-used part
0.3	P38	Del R550	For non-used part
0.3	P38	Change C592 P/N to SF000002Y00	For M/E Z high limlt
0.3	P39	Del R584, R586 , R587	For non-used part
0.3	P40	Change R600, R604 to 2.2K Change R695 to 8.2k	Change R600, R604 for Battery SMBus, R695 for Board ID
0.3	P42	Del R583	For non-used part
0.3	P6	Reserved R882 connect to PCH_PWR0K	Reserved for intel
0.3	P56	R765 change to 300 ohm	For LED
0.3	P25	R324, R744 , R674 change DISe	For DIS only sku

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/07/12	Deciphered Date	2012/07/11	Title
				HW-PIR	
				Size	Document Number
				3	LA-6751P
				Date:	Friday, November 26, 2010
				Sheet	60 of 60

<http://laptop-motherboard-schematic.blogspot.com/>